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Abstract— A 130-nm CMOS low-noise amplifier (LNA) for WCDMA applications is presented. The circuit adopts an inductively 
degenerated cascode topology. A detailed methodology using power constraint noise optimization (PCNO) method that leads 
to an optimum width of the LNA is presented. A theoretical noise figure optimization using fixed power was used as a 
design optimization guide. This inductively degenerated cascade topology show good noise performance which it achieve a noise 
figure of 1.32dB while provides a forward gain, S21 of 18.24 dB from a 1.2V voltage supply. The input reflection coefficient, S11 is -19 dB. 
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I.  INTRODUCTION  
Radio Frequency (RF) and analogue mixed-signal 
technologies serve the rapidly growing wireless 
communication market and the growing demand for larger 
bandwidth motivates the RF circuits to advance to higher 
frequencies. The current trend in RF communication system 
nowadays is to produce receiver that is small, cheaper and low 
power. The direct-conversion receiver (DCR) is a good choice 
because it can be integrated in a single–chip application. LNA 
is the backbone of RF communication receivers as it is the 
first gain stage in the receiver path. Its main function is to 
increase the input signal level, while at the same time 
minimizing the increment of the noise figure (NF) of the 
whole receiver system. In other words, an LNA is to provide 
enough gain to the input signal to enable the signal to tolerate 
the noise of the subsequent stages while contributing as little 
noise as possible to the signal. The LNA designed in this 
project is for the WCDMA application. W-CDMA is also 
commonly known as Universal Mobile Telecommunications 
System (UMTS). UMTS is the 3G standard in Europe whereas 
W-CDMA is the standard for 3G in Japan.  Irrespective of 
what it is known as, W-CDMA (or UMTS) is a  mobile 
communications technology that can cater data transmission 
speeds up to 2 megabits per second (Mbps). Actual speeds are 
lower at first due to the capacity limit on the network. 
WCDMA has a transmitting frequency band in the range of 
1920 -1980 MHz. The received frequency band is in the range 
of 2110-2170 MHz. To give an overview about this paper, it 
will be organized as follows. Section II describes the chosen 
topology to be implemented in the LNA circuit which is 
inductively degenerated cascode LNA topology. Then, section 
III will explain the detail design methodology carried out and 
Section IV will show the result and analysis of the simulated 
design and discussion of LNA. Finally, Section V will 
conclude the research findings.  
II. CIRCUIT TOPOLOGY 
Inductively degenerated cascode LNA is chosen to be 
implemented for WCDMA application. This topology was 
chosen because it is the basic topology to most of the varieties 
of LNA topologies presently available. It allows for 
maximizing gain under low power constraint and also has 
good input and output isolation. Good reverse isolation will 
improve stability and simplify input port matching [1]. The 
basic schematic for the mentioned topology is adopted from 
[1]. The simplified schematic of the proposed CMOS LNA for 
simultaneous noise and input matching is illustrated in Fig 1. 
 
  
Figure 1. A typical Inductively-degenerated cascode CMOS 
LNA 
The propose LNA is to be designed such that to comply 
with the WCDMA specifications whereby the LNA needs to 
provide a high gain of greater than 15 dB with a noise figure 
of lower than 2 dB and operating at low power. Its resonance 
frequency tuned at around 2110MHz to 22170 MHz. The 
input and output reflection coefficient should ideally be lesser 
than -10 dB. This is in order to have good input and output 
matching and circuit stability.  
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Base from circuit in Figure 1, Ld and Cd provides output 
matching. Besides this, their combination at resonance enables 
additional filtering to the output. In addition to these, the 
voltage drop across the inductor is contributed by its series 
resistance only and hence, this configuration is very attractive 
for low power design. M3 and R1 form a current mirror circuit 
with M1 isolates the signal path from the biasing circuit and in 
this way enforces the input signal to the LNA input. The value 
of R2 is not critical as long as it is much greater than the input 
impedance of the stage prior to it.  
 
At resonance, the input resistance is to indicate that the 
combination of the transistor with the degeneration inductor 
provides input matching [2] . The impedance looking into the 
input is given by: 
 
ܼ௜௡ ൌ ݏ൫ܮ௚ ൅ ܮௌ൯ ൅ ଵ൫௦ ஼೒ೞ൯ ൅  
௚೘௅ೄ
஼೒ೞ                    (1) 
 
where input resistance is given by: 
 
ܴ௜௡ ൌ ܴ݁ ሾܼ௜௡ ሿ ൌ ௚೘௅ೞ஼೒ೞ                             (2) 
Also at this frequency, 
 
߱ଶ ൌ ൫ܮ௚ ൅ ܮ௦൯ܥ௚௦ ൌ 1                          (3) 
 
The gain of the LNA is given by the following equation: 
 
௢ܸ௨௧
௜ܸ௡
ൌ െ݃௠ݏܮௗ1 െ ߱ଶܥ௚௦ ൫ܮ௚ ൅ ܮ௦ ൯ ൅  ݏܮ௦݃௠
  
                                                                          (4) 
 
And substituting (3) into (4) will give; 
 
௢ܸ௨௧
௜ܸ௡
ൌ െ݃௠ ݏܮௗݏܮ௦݃௠ ൌ  
െܮௗ
ܮ௦  
                  (5)                                                                                                                     
 
This equation shows that the gain is the ratio of the 
inductor at the drain to the inductor at the source. A higher 
gain can be achieved if the value of Ld is set to be higher than 
Ls. However, there is a trade-off between the size of Ld and the 
output performance of the circuit due to the series resistance 
of the inductor [3].      
 
III. LNA DESIGN METHODOLOGY 
A. Determination of Transistor’s Width 
 
The initial stage was to determine the size of the transistor. 
The amplifying transistor M1’s width is being determined by 
using the power constraint noise optimization (PCNO) 
method. By using PCNO techniques, there is an expression 
that relates the width of M1 noise of the LNA [4]. The 
following equation in used in determining the width of M1. 
 
௢ܹ௣௧  ൎ 1.5 ሺ߱ ܮܥ௢௫ܴ௦ ௜ܳ௡ ௢௣௧,௉ವሻିଵ            (6)              
 
In order to understand how equation (6) was developed, 
the following derivations should be done. The derivation starts 
with Equation (6) which is the noise expression obtained from 
the Classical Noise Matching (CNM) [2].  
 
ܨ ൌ ܨ௠௜௡ ൅  ோ೙ீೞ  ቂ൫ܩ௦ െ ܩ௢௣௧൯
ଶ ൅ ൫ܤ௦ ൅  ܤ௢௣௧൯ଶቃ    (7)              
                  
The purpose is to re-express Equation (7) in terms of 
power consumption. Once this expression is obtained, the 
noise should be minimized at fixed power and the 
corresponding transistor’s width under this condition 
subsequently can be determined [2]. From Lee, 2004 also state 
that;  
ܩ௢௣௧ ൌ ටீೆோ೙ ൅ ܩ௖
ଶ ൌ  ߙ߱௢ܥ௚௦ට ఋହఊ ሺ1 െ |ܿ|ଶሻ         (8)               
 
where Gopt is the optimum conductance, Gu is the conductance 
due to the current uncorrelated with  the voltage noise 
generator, en  Rn is the noise resistance due en. 
 
The optimum quality factor, Qopt, is given by the following 
equation: 
 
ܳ௢௣௧ ൌ  ଵఠ೚஼೒ೞோ೚೛೟                                    (9)               
 
where ܴ௢௣௧ is the inverse of  ܩ௢௣௧. 
ܳ௢௣௧ ൌ ீ೚೛೟ఠ೚஼೒ೞ ൌ  ߙට
ఋ
ହఊ ሺ1 െ |ܥ|ଶሻ          (10)               
 
 
Consider the drain current expression for a short-channel 
transistor in saturation [2];  
 
ܫ஽ ൌ  µ೙஼ೀ೉ଶ ቀ
ௐ
௅ ቁ ሺ ௚ܸ௦ െ ௧ܸ௛ሻൣ൫ ௚ܸ௦ െ ௧ܸ௛൯ԡሺܮܧ௦௔௧ሻ൧    (11)              
 
And equation from [1] below;                               
     ܳௌ ൌ ଵఠ೚ቀమయௐ௅஼ೀ೉ቁோೄ
                             (12)               
 
An optimum condition will occur when the quality factor of 
the source is at its optimum,  
 
௢ܹ௣௧ ൌ ଷଶఠ೚௅஼ೀ೉ொೄ,೚೛೟ோೄ                      (13)              
  
Hence, the size of the transistor is shown to have a link with 
the noise factor.  
 
From Noh, 2010 state that Q in the range of 3.5 and 4.5 will 
achieve an approximately constant power dissipation for the 
same value of noise figure [4]. So, in this paper, Qopt is taken 
to be 3.9 and the related parameter that been used is listed in 
the Table I below.  
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TABLE I. PARAMETER VAL
Parameter Specification
ω 2Π (2.14GHz)
L 0.13µm 
Cox 15.145 mF/cm
tox 2.28 x 10-9 m 
Rs 50 Ω 
Qin opt, PD 3.9 
µn 220cm2/Vs 
Lg 14.3nH 
Cd 100fF 
R1 7 kΩ 
 
Since the Ld is required to resonate with Casc
GHz, their relationship can be expressed by; 
߱ௗ ൌ ଵ௅೏஼೏                    
B. Voltage Biasing Circuit 
 
After the width of transistor M1 is determ
is to set the biasing voltage. Voltage supp
1.2V. The I-V characteristic of W µm tran
was varied from 0 to 1.2 V. If the VDS acr
taken as 0.6 V each (for mid-point bias
voltage swing at M1, it is found that for the
of 0.3 V to 0.4 V, the corresponding curren
M1 is from 1mA to 3.9 mA. The VGS versu
from this experiment is tabulated and given i
TABLE II. VGS AND ID FOR W µM TR
 
VGS (V) 0.33 0.35 0.37 0.38 
ID (mA) 1.0 1.6 2.39 2.84 
 
 Table II shows the current consumed b
transistor only and a small allocation need 
the current consumed by the on chip biasing 
plot is carried to obtained gm for a variation o
determined by using below equation; 
 
்ܸ ு ൌ ܸீ ௌ െ  ሺ௚೘௅ሻஜ೙஼೚ೣௐ            
 
TABLE III. VGS AND CORRESPONDING
TRANSISTOR 
VGS (V) 0.36 0.37 0.3
gm (A/V) 0.04884 0.05486 0.06
VTH 0.2943 0.2960 0.29
 
It is show that the value of VTH is 0.29 V
an overdrive voltage of 100 mV, VGS need to
 
Since M3 is a biasing transistor, its W/L r
big in order to prevent large current consum
current mirror with M1. 
UE 
 
 
 
ode Cd   at 2.14 
                                          
                      (14) 
                                                        
ined, the next step 
ly to the LNA is 
sistor was plotted 
oss M1 and M2 is 
ing to maximize 
 VGS in the range 
t flowing through 
s current obtained 
n Table II. 
ANSISTOR 
0.39 0.40 
3.34 3.9 
y the amplifying 
to be reserved for 
circuitry. Another 
f VGS. VTH can be 
                      (15)                                                         
 VTH  W µM 
8 0.39 
106 0.06739 
78 0.2990 
. In order to give 
 be 0.39 V.  
atio should not be 
ption. M3 forms a 
IV. RESULT  
Circuit in Figure 1 wa
SpectreRF. Models paramete
(Malaysia). Figure 2, illustrate 
reverse gain of the simulated LN
LNA achieve to get S21 of 18.2
42.17dB. 
Figure 2. Forward Gain 
Figure 3 shows the input an
Peak S11 value at 2.14GHz is 1
This is shown that the LNA
matching. 
Figure 3.  Input Reflection 
Reflection Co
Besides forward gain,S
important parameter in designi
degenerated LNA, the noise fi
1.362 dB as shown in Figure 4 
Figure 4. N
 
The simulated results ar
The resulted 1.326 dB nois
shows that an inductiv
                                      
                                     
AND DISCUSSION 
s simulated using Cadence 
r was provided by Silterra 
the performance of forward and 
A. It is shown that the propose 
4 dB at 2.14 GHz, while S12 is -
 
(S21) and Reverse Gain (S12) 
d output coefficient of the LNA. 
9.5dB while S22 value is-13dB. 
 has good input and output 
 
Coefficient (S11) and Output 
efficient (S22) 
21, Noise figure, NF is the most 
ng the LNA. In this inductively 
gure achieves to get as low as 
below. 
 
oise Figure 
e shown in Figures 2 to 5. 
e figure from the simulation 
ely cascode degeneration 
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amplifier can function well as a low no
terms of gain, the LNA gain, S21 of 18 
requirement. 
 
In terms of linearity fulfilment, the c
pass the test as input-referred IIP3 is 2 
required –l dBm) and input 1-dB compr
13 dBm. Figure 5 show the IIP3 a
compression point. 
 
 
Figure 5. IIP3 
 
 
Table III shows a summary of the per
LNA obtained from simulation. The tar
based on the W-CDMA specification. 
TABLE III. RESULTS SUMMA
Specification Targeted 
NF(dB) <2
S11, input reflection 
coefficient (dB) <-10 
S12, reverse isolation (dB) <-10
S21, forward power gain 
(dB) >15 
S22, output reflection 
coefficient (dB) <-10 
 
The simulation result presented in this w
to other research publish by others. The 
performances are mixed of architecture and 
IV summarizes the performance of the prop
with other published results. From the 
concluded that the inductively source-deg
present a better performance although the cir
low power. It can be seen that the LNA de
proposed methodology demonstrates a com
the lowest noise figure among others. 
ise amplifier. In 
dB is within the 
ircuit is able to 
dBm (above the 
ession point is -
nd input 1-dB 
 
formance of the 
geted values are 
RY 
Simulation
1.362
-19 
-42.17
18.24 
-13 
ork is comparable 
chosen published 
technology. Table 
ose design along 
table, it can be 
enerated cascode 
cuit is supply by a 
sign based on the 
petitive gain and 
TABLE  IV. COMPARISON LN
PUBLISH
Author [Ref], 
Year 
This work 
2011 
Z.
2
Architecture 
PCNO + 
Inductively 
degenerated 
cascode 
C
r
Frequency, GHz 2.14 
Supply voltage, V 1.2  
Technology (µm) 0.13
NF(dB) 1.362
S11 (dB) -19
S21, (dB) 18.24
V. CO
This paper had focused on
would allow the implementat
power supply voltages in a stan
work, a low-voltage of 1.2V
inductively degenerated casca
The design methodologies em
optimization to achieve low no
matching. The simulation resul
2.14 GHz which make the 
application. A low noise figure
18.24 dB is achieved at the reso
ACKNOWL
The authors wish to thank
Kecemerlangan grant and MO
600-RMI/ST/FRGS 5/3/Fst (12
for this project. 
REFER
[1] D. K. Shaeffer and T. H. Le
amplifier," Solid-State Circ
759, 1997. 
[2] T. H. Lee, "The Design o
Circuits," Cambridge Unive
[3] N. M. Noh and T. Z. A. Zu
single-ended inductively-d
LNA under post-layout c
Advanced Systems, 2007. 
on, 2007, pp. 1312-1317. 
[4] N. Noh and T. Zulkifli, Sy
Design of Power-Constra
Degenerated Low Noise Am
[5] Z. Lin and Y. Huang, "A F
WCDMA," Engineering Le
[6] N. M. Noh and T. Z. A. Z
LNA for W-CDMA Ap
Conference, 2006. RFM 20
[7]  K. Chang-Wan, et al., "A
amplifier for 3-5-GHz UW
Journal of, vol. 40, pp. 544
A PERFORMANCE AND OTHER 
ED WORKS 
M.Lin 
[5] 
007 
N.M.Noh 
[6], 
2006 
K.C.Wan [7] 
2005 
urrent 
euse 
Differential 
+ 
inductively 
degenerated 
Dual band + 
Source 
degenerated 
cascode 
2.14 2.14 2.4
1.0 1.8 1.8 
0.18 0.18 0.18
3.5 1.4 2.9
-12 -11 -10.1
20 11 10.1
NCLUSION 
 circuit design techniques that 
ion of analog circuits at low 
dard CMOS technology. In this 
, 0.13µm RFCMOS utilizing 
de LNA topology is proposed. 
ploy power constraint noise 
ise and good input and output 
ts validate peak performance at 
LNA suitable for WCDMA 
 of 1.326 dB and power gain of 
nance frequency. 
EDGMENT  
 RMI UiTM for the Dana 
HE for the FRGS grant file no 
2/2010) for providing the fund 
ENCES 
e, "A 1.5-V, 1.5-GHz CMOS low noise 
uits, IEEE Journal of, vol. 32, pp. 745-
f CMOS Radio-Frequency Integrated 
rsity Press, 2004. 
lkifli, "Study and analysis of a 0.18 um 
egenerated common-source cascode 
orner conditions," in Intelligent and 
ICIAS 2007. International Conference 
stematic Width Determination for the 
ined Noise Optimization Inductively 
plifier vol. 56, 2010. 
ull Integrated Gain Variable LNA for 
tters, vol. 15, 2007. 
ulkifli, "A 1.4dB Noise Figure CMOS 
plication," in RF and Microwave 
06. International, 2006, pp. 143-148. 
n ultra-wideband CMOS low noise 
B system," Solid-State Circuits, IEEE 
-547, 2005. 
2011 IEEE Symposium on Industrial Electronics and Applications (ISIEA2011), September 25-28, 2011, Langkawi, Malaysia123
